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Abstract
The goal of this thesis project is to investigate the viability of a processor architecture in
which a Digital Signal Processor (DSP) and a Microcontroller are integrated on the same
piece of silicon. This architecture is intended for applications where low cost, small size,
low power consumption, and real-time preformance are of great importance. In order to
keep pin count for this single-chip solution to a dual-processor architecture to a minimum
(thus reducing the cost and size of the chip), pins are only provided for a single external
memory bus which must be shared by the two processors. The two processors are each
provided with a small amount of memory internal to the dual-processor chip, however this
memory is not sufficient to satisfy the requirements of the processors, and both need to
make use of memory resources external to the chip. When both processors attempt to
access the external memory bus at the same time, resource contention occurs which has a
negative impact on system performance. Through the use of a smart memory bus arbiter
and other architectural features, this contention is minimized and system performance kept
to a level high enough to maintain real-time operation.
This thesis will describe a software simulation framework to apply the generic architec-
ture described above to a specific pair of processing elements and evaluate system perfor-
mance in that configuration. This simulation framework will be applied to the two
processors in a particular benchmark architecture. Simulations will be run where a number
of design parameters are varried. Based on the results of these simulations, generalizations
can be made to select the optimal design parameters for building a system with this archi-
tecture. These generalizations are in the form of a set of equations predicting system per-
formance.
Thesis Supervisor: Greg Cox
Lead Engineer, Motorola, Incorporated
Dr. Stephen A. WardThesis Advisor:
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Chapter 1
Introduction
1.1 Problem Statement
As new companies and products enter the wireless communication market, manufac-
turers of existing digital wireless mobile communication systems like iDEN1 , GSM 2 and
IS-54 3 face new challenges to remain competitive. These challenges are driving new digi-
tal processor technology and are exerting pressures to design radios which are smaller,
lighter, cost less, have increased battery life, and provide a greater set of features.
Because of the complexity of digital wireless communications systems, a significant
portion of the cost, current drain and size of subscriber equipment (the radio used to
access a wireless network) is due to the required digital circuitry. Historically, wireless
digital communication system subscriber equipment has been designed using two micro-
processors: one known as a Digital Signal Processor (DSP) optimized for high-speed sig-
nal processing and voice-coding (vocoding) tasks which must be performed in real time,
and a microcontroller which is more suited to controlling the general functionality of the
radio.[1] This division of labor has been necessary since there is no single processor
which is currently able to perform all of the necessary functions for digital communication
in real time, while satisfying cost, size and current constraints. Each of these two proces-
sors is given their own memory resources and a means for the two processors to communi-
cate with one another is provided.
While this architecture has proven effective in providing enough computational sup-
1. integrated Dispatch Enhanced Network. iDEN is a Motorola Trademark. This is an internationally deployed multi-
service digital cellular system.
2. Global System for Mobile communication. This is a digital cellular system in Europe.
3. One of the digital cellular standards in the U.S. commonly referred to as digital cellular designed to succeed the
analog cellular system known as the Advanced Mobile Phone System or AMPS.
port to run the current generation of subscriber equipment, it has a number of inherent
drawbacks. The fact that there are two separate microprocessor chips makes it necessary
to use board area and provide power in quantities which increase the size of the radio and
decrease its battery life. The fact that each processor has its own memory adds to both the
chip count and the overall cost of the system. In addition, it is likely that future genera-
tions of digital mobile communication subscriber equipment will need more computa-
tional power as new features and capabilities are added to those supported by the current
generation. In an effort to provide the capacity to add new features and at the same time
reduce the size and cost of the subscriber equipment by addressing the above drawbacks,
it is desirable to investigate alternative architectures.
This thesis focuses on one alternative which involves combining the cores of a DSP
and microcontroller on the same chip. It develops a framework which describes this single
chip architecture in a high-level software simulation. The framework enables a system
designer to make performance estimates for a system before making the investment to
design a chip. This thesis applies the simulation framework to an existing architecture to
examine some of the design features and trade-offs involved in such a single-chip archi-
tecture by taking performance measurements from the simulator with varied combinations
of design parameters. Finally it uses these performance measurements to draw conclusions
about the overall performance of such an architecture and the sensitivity of performance to
variations in the design parameters.
The following sections describe the architecture of the portable wireless communica-
tion device for which this single-chip architecture is intended. This is the general system
architecture of a current device, and the simulation framework is applied to this architec-
ture to benchmark the performance of a single-chip design against the corresponding orig-
inal architecture. This current architecture is referred to as the "benchmark architecture"
throughout this thesis.
1.2 Background
1.2.1 Overview of Benchmark Architecture
Figure 1.1 below is a general block diagram of the digital design of the benchmark
radio architecture The design consists of two main microprocessors: a DSP optimized for
high-speed signal processing and voice-coding tasks which must be performed in real
time, and a microcontroller which is more suited to controlling the general functionality of
the radio. A "Host Interface Port" is provided to facilitate inter-processor communication.
This is a special purpose input/output port on the DSP and it looks like a memory-mapped
peripheral to the microcontroller. A processor sends a byte-wide message to the other pro-
cessor by placing the message on the data lines of the Host Interface Port and then assert-
ing a request line. The request line causes an interrupt in the processor receiving the
message, and an interrupt service routine runs in that processor to parse the message and
take appropriate action. A significant amount of overhead in terms of servicing interrupt
requests is involved in this method of interprocessor communication.
Each processor has its own memory resources. The microcontroller has a large
SRAM' for data storage and an EEPROM 2 which stores user data for the radio such as the
electronic serial number, phone number, speed dial list, as well as many radio options. The
DSP has its own memory for program and data storage, 16K bytes of which is on-chip.
The FLASH 3 memory on the microcontroller's bus contains the program for the micro-
controller as well as the majority of the program for the DSP. Upon power-up, the micro-
1. Static Random Access Memory
2. Electrically Erasable Programmable Read-Only Memory: a relatively small non-volatile mem-
ory which may be reprogrammed on a word-by-word basis.
3. FLASH is a large non-volatile memory which may be reprogrammed by the target system in
fixed-size blocks.
Figure 1.1 Current Radio Architecture
controller "feeds" the DSP the bulk of its program through the Host Interface Port by
having the DSP execute a "bootstrap" program. The DSP reads the program byte-by-byte
from the host interface port and writes the program into its own memory. While this is an
inefficient method for loading the DSP program, it has a significant advantage: storing the
DSP and microcontroller programs in a FLASH memory makes it easy to change the pro-
gram by without physically changing out parts in the device. This gives the radio the abil-
ity to have its code updated either to fix bugs or add functionality. To obtain this same
functionality without storing the DSP program in the microcontroller's FLASH memory
would require using a separate PROM for the DSP, which is undesirable due to the
increased cost, size, and current drain which result from adding another part. While load-
ing the DSP program in this manner is costly in terms of time, in this benchmark architec-
ture the program is only loaded once each time the radio is turned on, so that steady state
radio operation is not affected by this configuration. However, in a mode switching envi-
ronment where the DSP program is stored in slow memory and loaded into fast SRAM
when needed, this type of architecture could prove slow in terms of time needed to switch
modes (which would require bootloading a new section of code through the microcontrol-
ler). A mode switching environment would be desirable when the DSP's SRAM is not
large enough to contain the entire DSP program. In the benchmark architecture, this is not
a problem due to an abundance of RAM and few operational modes, but as more features
are added to the software and the size of the software grows, it may not be economically
feasible to use an SRAM large enough to contain the entire program. As the size of the
program increases, it becomes more cost effective to have the entire program reside in a
slower, less expensive memory and copy portions of the program into the more expensive,
faster SRAM as needed, so as to minimize SRAM size and cost.
Some of the additional requirements for the system are as follows. The DSP must
communicate with the D/A and A/D converters for the modulated signal as well as the
microphone and speaker. The DSP and microcontroller must also have a mechanism for
communicating with other custom ICs in the radio.
The microcontroller must interact with the user interface and external interfaces. The
microcontroller must handle key presses and manage the subscriber's display. It must have
sufficient reserve processing capabilities to provide for future modifications to the system
without redesigning the architecture. The microcontroller must also serve as the data gate-
way for circuit switched and packet wireless data services, as it may be required to pro-
vide encryption, decryption, and network protocol functions.
1.2.2 The Processors in the Benchmark Architecture
The DSP in this architecture is a Motorola DSP56166 running at around 60 MHz. The
processor has two partitions for on-chip program memory: 16K bytes for program masked
read-only memory and another 16K bytes for data storage (of which 8K bytes is RAM and
the other 8K is a masked ROM; whose program is fixed at the time the chip is fabricated).
These internal memories are fast and can be accessed by the processors with zero wait
states. On the chip, there are separate data busses for program and data memories, so these
memories can be accessed at the same time during the execution of a single instruction
with no penalty in terms of wait states. The architecture makes no distinction between
external program and external data memory. A zero wait state memory access on the DSP
takes 2 clock cycles. In the case that an instruction references both external data and exter-
nal program memories (which are really the same), additional wait states are incurred as
these references must be serialized. The external SRAM used in the benchmark architec-
ture requires one wait state beyond the normal bus cycle (a total of 3 clock cycles at
60MHz) for each access. Table 1.1 summarizes the memory resources for the DSP in the
benchmark architecture. The majority of the time critical software and frequently accessed
filter coefficients are stored in internal program and data memory. This significantly
increases performance by eliminating the need to incur extra wait states by accessing
external memory.
Size (in 16-bit words) Access Speed
Internal Memory 8K Program ROM, 0 Wait States
4K Data ROM, 4K Data
RAM
External Memory 48K 1 Wait State
Table 1.1 Summary of Benchmark DSP Memory Resources
The microcontroller in this architecture is a Motorola MC68HC16 running at 16 MHz.
This chip has no memory internal to the chip, and it accesses the three external memories
(FLASH, EEPROM, and SRAM) for program and data memory. A zero wait state mem-
ory access on the microcontroller takes 3 clock cycles, and the microcontroller accesses all
of its three memories in 1 wait state (for a total of 4 microcontroller clock cycles per mem-
ory access).
1.2.3 Benchmark Architecture Drawbacks
While this hardware architecture has proved effective in providing enough computa-
tional support to run the current generation of subscriber equipment, the architecture
described above has a number of inherent drawbacks. Having two separate processing ele-
ments on different chips requires relatively large amounts of board area (these are two of
the largest chips in the radio) and current. The multiple memories in the architecture also
serve to increase the cost. In addition to cost, size and current concerns, there is room to
improve the method used for interprocessor communication. The method of interprocessor
communication quickly becomes inefficient as the size of the messages passed between
processors grows. For each byte exchanged between the two processors, an interrupt is
caused in the receiving processor and an exception handling routine must interrupt the
flow of instructions and process the incoming message. Improving this message passing
scheme could reduce the loading on both processors, freeing resources to perform other
tasks.
1.2.4 Software Design in the Benchmark Architecture
The microcontroller in this architecture runs a multi-tasking, real-time operating sys-
tem. The program to run on the microcontroller is broken up into independent sections
called tasks. The operating system provides a means for scheduling tasks and a means for
the tasks to communicate with one another. Tasks communicate through the operating sys-
tem using three methods: messages, events, and signals. Tasks are scheduled based on
their priority (which is defined by the user when the software is written), and based on
their ability to run. A task is unable to run if it is waiting for a message, event, or signal.
The operating system on the DSP is much less sophisticated. Code for the DSP is bro-
ken up into tasks. Pointers to the tasks are added to and removed from a task list by tasks
to enable and disable other tasks. At a regular interval defined by a timer, the processor
checks the list and calls the tasks on the list. When all enabled tasks are completed, the
processor idles until the next tick of the timer.
1.2.5 Proposed Hardware Architecture Changes
A number of new architectures have been proposed to address the above concerns of
reducing cost, size and current drain.[l1] These proposals have focused on combining the
functionality of the DSP and microcontroller into a single-chip device. One of these is to
make a single-chip architecture by having a powerful DSP take over the functions cur-
rently performed by the microcontroller. This design would eliminate the need for separate
memories for each processing element and this would reduce the chip count for the sys-
tem. It would also eliminate the need for inter-processor communication which taxes the
performance of both processors. Currently, this architecture is not feasible due to the fact
that no DSP exists with the ability to perform all of the necessary computations in real
time and the ability to meet cost, size and current-drain requirements. A second proposed
architecture would call for the microcontroller to take over the tasks of the DSP, again
with the goal of making a single processor architecture. This design is even more likely to
fail than the first since most microcontrollers are not efficient at performing the complex
signal processing calculations which must be done in real time. As with the DSP, no
microcontroller exists today which is capable of meeting the necessary computational
requirements for a single processor architecture and meeting the cost and current con-
straints at the same time.
Another approach to designing a new architecture would be to use a microcontroller
with a coprocessor optimized for a few signal processing operations. These could be inte-
grated on the same piece of silicon so that the end result is still a single chip architecture.
This design has the same shortcoming as the two described above: no processor exists
today which is powerful enough to perform all of the tasks in real time.
The following chapter discusses previous approaches to the multi-processor architec-
ture and Chapter 3 describes the proposed architecture change investigated in this thesis.

Chapter 2
Background Research
2.1 DSP and Microcontroller Systems
Digital architectures which combine a DSP and microcontroller are currently used in a
wide variety of applications, ranging from speech processing systems to wireless commu-
nications systems to workstations and computers. In many cases, it is desirable to combine
these two processors in a system as they each have different features which compliment
each other. DSPs generally are high speed processors, optimized to do intense numeric
processing, but not efficient at system control. Microcontrollers generally have other
attractive qualities, such as advanced power management, built-in support for memory
management and large memory spaces, supported compilers for high-level languages,
existing operating systems, and different operating modes (i.e. a "user" mode and a
"supervisor" mode).
The benchmark architecture presented in this thesis to measure the performance of the
shared bus architecture (see Figure 1.1) shows a traditional method of connecting a DSP
and microcontroller. The two processors each have their own memory and external
resources and they are free to run their software independently. A means is provided for
the two processors to communicate with one another, which can affect the program flow in
either process, however, the processors generally work independently and without inter-
ference from each other.
Other architectures have been proposed where the DSP and microcontroller systems
are more tightly coupled, and in some cases share resources. Gang [3] proposes an archi-
tecture (shown in Figure 2.1) for a DSP and microcontroller system where the microcon-
troller has its own private memory, and the DSP has a memory which is shared by the
microcontroller. In this architecture, the microcontroller generally accesses it's private
RAM and ROM resources, and only accesses the shared memory to pass messages and
instructions to the DSP. This architecture would also be more efficient for "bootstrap load-
ing" the DSP with code then the benchmark architecture discussed in Section 1.2.1. Using
this architecture, the microcontroller can directly place code into the DSP's memory,
instead of having the DSP copy each byte from the microcontroller memory into its own
memory by using the Host interface port.
Figure 2.1 Block Diagram for DSP and Microcontroller System Described in [3]
In the system shown in Figure 2.1 the shared RAM is a single ported memory so
whenever the microcontroller accesses the shared memory, it blocks the DSP from access-
ing the data RAM. If the DSP wishes to access the RAM, it must wait for the microcon-
troller to finish its task. Gang intends to use this architecture for applications which do not
require real-time processing, however, for a DSP attempting to perform calculations in
real-time, giving the microcontroller the ability to make the DSP wait indefinitely to
access memory could have dire consequences if the DSP is forced to stall for a long period
of time. It is possible to envision a system where the shared data RAM is a dual-ported
memory which would allow both processors to access the memory at the same time. This
approach would not be economical for systems requiring the DSP's external memory (the
shared memory in Figure 2.1) to be large due to the high cost of dual-ported memories.
The architecture described above does attain the goals of this thesis; namely to find an
architecture which results fewer chips in the radio and a reduced current draw for the digi-
tal architecture. This architecture has the same number of chips as the benchmark architec-
ture. Combining the microcontroller and DSP onto the same piece of silicon would require
placing the DSP RAM (the "Shared Data RAM" in Figure 2.1) on the same piece of sili-
con, which would make the chip prohibitively large and expensive.
Some semiconductor producers including Motorola, Phillips, TI, VLSI and Zilog are
already producing devices which combine a microcontroller and DSP on the same chip.
These integrated chips give each processor core its own data paths and memory address-
ing architectures. Typically the only thing the two cores have in common is a memory
buffer for message passing. The Motorola 68356 combines a 24-bin DSP56002 core with
68302 embedded microcontroller on the same chip. In this design, the two processor cores
function independently; they each have their own separate address and data busses, and
they are clocked independently. Combining the two cores in this way may reduce overall
chip count and board area in an application where minimal size is important. However,
this particular type of dual processor device does not serve to dramatically reduce net sili-
con size or total power dissipation. This device may offer some cost savings over a design
with separate chips, but it does not give any increase in computational power. [4]
2.2 Other Multi Processor Systems
Texas Instruments has designed a single-chip device which incorporates two or four
16-bit DSP cores (the chip comes in two varieties), a single 32-bit RISC microcontroller,
and a significant amount of SRAM which can be used for caches. Although it does pro-
vide more computational power, this device, which was designed with video conferencing
applications in mind, is more expensive that the current benchmark device, so it does not
satisfy the goal of cost reduction.
Many other more complicated, multi-chip shared memory architectures have been
designed. While these generally provide more computational power than is necessary for
the wireless communications application (at a significantly higher cost and complexity), a
brief discussion of previous bus-sharing strategies is relevant to the description of the new
single-chip shared bus solution discussed in Chapter 3.
Sriram and Lee propose a multiple DSP architecture where all processing elements
share a memory bus[2]. Their system, show in Figure 2.2, is based on a Synchronous Data
Flow model. This architecture attempts to reduce overhead involved in bus scheduling,
memory contention and interprocessor communication by only considering a limited sub-
class of DSP applications for which data flow between the processors and the shared
memory can be easily and accurately predicted. By restricting the architecture to only per-
form certain operations, use of the shared memory bus can be statically predicted when
code is compiled, and memory bus contention can be minimized.
Figure 2.2 Multi-DSP Shared Bus System [2]
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The bus sharing scheme used in Figure 2.2 would prove too restrictive to be effective
in the wireless communications environment. While the transaction controller in this
architecture is simple (it merely reads from a schedule and issues bus grants at the appro-
priate times) which is good from a cost stand point, it requires being able to devise an effi-
cient division of labor between the processors of the system prior to run time. The data
flow in a wireless communications devices is far from predictable, making it impossible to
write a good memory schedule prior to run time. It is impossible to know, a priori, which
routines will run at what times. As signal strength conditions change, as a user moves
through space with a portable communications device, and as a user presents input to the
device, different routines in software need to be called to compensate for these changes in
signal strength, or to facilitate a cell handoff or to handle the user input.
This bus design also assumes that all processing elements are the same on the shared
bus. When combining a microcontroller and DSP on the same bus, additional complica-
tions of the two processors having different clock speeds and memory access characteris-
tics are introduced. These complications make it more difficult to efficiently arbitrate a
shared bus in the manner shown in Figure 2.2.

Chapter 3
The Shared Bus Architecture
3.1 Shared Bus Architecture Overview
The design investigated here involves integrating the cores of a microcontroller and a
DSP together on the same chip using a shared bus architecture. A block diagram for this
architecture is shown below in Figure 3.1 with the boxes in the shaded area representing
the components on the single chip. This chapter concentrates on the design of a generic
framework for a shared bus architecture which is applicable to any DSP and microcontrol-
ler core. The discussion in Chapter 4 uses the framework for the shared bus architecture
presented here to quantitatively evaluate the performance of this shared bus design for the
same pair of processors used in the benchmark architecture. This investigation simulates
the performance of a system which uses the same processors and software as the bench-
mark architecture and compare that simulated performance to the performance of the cur-
rent design (the architecture shown in Figure 1.1). The framework presented here for the
shared bus architecture is easily adapted to other processor cores so that if it is found that
the shared bus architecture does not cause unacceptable performance loss, this framework
can be used to evaluate future architectures before they are designed in silicon.
This design has only one external memory bus leaving the chip, which is shared by
both processors. A single memory bus is desirable for a number of reasons. By minimiz-
ing the number of pins on this dual-processor chip the current requirement for the chip is
reduced compared to the dual-chip architecture since fewer pin drivers are required. This
reduction in current drain results in a longer battery life for the portable communications
device. An additional benefit is realized in that the chip can fit in a smaller package which
takes up less area on a circuit board and enable the design of a lighter, more compact
to voice D/A, voice A/D to user buttons, display
IF A/D, IF D/A, etc. data interface, etc.
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Figure 3.1 Single-Chip Architecture Block Diagram
device. Instead of using separate external memory components for the DSP and the micro-
controller as in the current radio design, both processors share the memory resources on
the external bus. Each processor then has access to all types of memory on the external
bus. This further reduces the chip count in the radio and thus decrease the board area nec-
essary for the digital section of the radio. Both the microcontroller and DSP each have a
small amount of on-chip, private RAM and ROM, which is not accessible by the other
processor core. Both processors have access to the external FLASH memory, in contrast to
the current design where the DSP must go through the microcontroller to gain access to
the external FLASH. A bus arbiter is provided to resolve conflicts for access to the mem-
ory bus, the design of which is discussed below.
Finally, this architecture facilitates more efficient interprocessor communication than
the current design described in Chapter 1. Part of the shared memory space can be mapped
into a "mailbox" area for interprocessor communication. A processor sending a message
to the other processor can write the message to this mailbox area, and then cause an inter-
rupt in the other processor, telling it to check the mailbox section in the shared memory.
Thus, then entire transaction takes one interrupt, instead of one interrupt per byte of the
message.
This type of system architecture raises a number of interesting issues. The technique
of connecting two processors using a common bus and shared memory is not new. How-
ever, the fact that two different processors are running different types of tasks at different
clock speeds (a ratio of approximately 3:1) and have different memory access patterns
could create interesting effects in terms of resource and memory contention which are not
observed in conventional shared-memory applications. Given the nature of the application
of the device, the routines running on each processor are not independent and the temporal
use of the bus resource by both processors is correlated. Therefore, it does not make sense
to assume that memory accesses by a given processor occurs at a random point in time.
This causes difficulty in accurately characterizing bus contention and memory resource
conflicts of this system using analytical methods. Since the system must be able to per-
form its function in real time, it is of critical importance to determine the performance loss
due to bus contention in order to draw conclusions as to whether the system will perform
adequately, before making the investment to design and fabricate a part. This thesis pro-
vides a framework to make this judgment, which is applied to an existing architecture to
determine the amount of performance lost by using a shared bus architecture as compared
to a conventional architecture. The framework is generalizable in the sense that it can be
applied to any multiple processor system to determine that system's performance in a
shared bus configuration.
3.2 Issues to Investigate
It is clear that if the architecture described in section 1.2.1 is modified to have a shared
bus as in Figure 3.1 it does not perform as well as the unmodified design, due to the fact
that both processors no longer have instant access to external memory. If one of the pro-
cessors is using the bus, the other must stall while it waits to access external memory.
There are a number of design parameters which can be introduced to minimize this mem-
ory contention effect. The following sections discuss some of the design decisions which
can effect the performance of the shared-bus architecture.
3.2.1 Internal Memory Versus External Memory
One way to limit the amount of bus contention is to decrease the frequency with which
the processors must access the external memory bus. This can be accomplished by
increasing the size of the private, on-chip RAM for the two processors. Figure 4.5 and
Figure 4.6 show plots of addresses referenced versus time for the microcontroller and DSP
respectively. It is clear that the code for both processors exhibit a great deal of spatial
locality, so that placing frequently executed portions of code and frequently accessed data
in on-chip memory could significantly improve performance of the system by reducing the
frequency with which the processors must gain control of the external memory bus. As a
processor changes modes, code for a particular mode can be swapped in and out of this
on-chip memory to provide fast run-time access. The drawback of having a large on-chip
RAM is that it can dramatically increase the size of the chip. Memory takes up a large
amount of area on silicon, and large chips tend to be more expensive due production yields
decreasing with increasing chip size. Investigating the effects of changing the mix of inter-
nal and external memory is one goal of this thesis.
3.2.2 Caching
Extending the idea of on-chip memory for each processor core, two small, automati-
cally managed caches can be added to the bus arbiter; one for each processor core. This
cache can further exploit spatial locality exhibited by the radio software and in doing so it
can reduce the frequency with which each processor must access the external bus. The use
of a cache causes memory writes to execute primarily with zero wait-states. Read hits also
execute in zero wait-states, so that when the processor is accessing localized code and
doesn't access the external memory bus, the processor sees a performance gain over the
benchmark architecture. To simplify the investigation, this thesis only examines the
effects of varying cache size, and not of changing cache strategy or block size.
3.2.3 Memory Speed
Aside from the investigation into the optimum sizes of internal and external memory
and the viability of the architecture itself, there are a number of additional system proper-
ties to be characterized, which is accomplished by varying other design parameters. One
of these issues is how the choice of external memory speed affects system performance.
Since the DSP is running considerably faster than the microcontroller (60MHz versus
16MHz), there are trade-offs in determining the proper speed of the shared bus and of the
shared memory. It is desirable to use a slower memory since this is more cost effective,
however there is a point where a slow memory limits the DSP performance to an unac-
ceptable level. This level is related to the frequency with which the DSP must access the
off-chip memory.
3.2.4 Arbitration Scheme
Another design issue investigated here is the choice of arbitration scheme which is
enforced by the memory arbiter shown in Figure 3.1. Given that the DSP is running real
time software and the two processors are running asynchronously at different speeds, the
arbitration scheme has a dramatic effect on the overall system performance. Due to the
higher speed of the DSP, the consequences of having the DSP stall due to a memory con-
flict are severe if it must stall for several microcontroller cycles. On the other hand if the
DSP is given priority access to the bus and it attempts to transfer a large amount of data
using the shared bus, it causes the microcontroller to stall for a sufficiently long period to
prevent correct operation (so that it does not keep up with its real-time calculations). Dif-
ferent arbitration schemes are evaluated here to find the method which enables optimal
system performance. These include a "friendly" scheme and a "priority-based" scheme. In
the friendly scheme, a processor only requests control of the bus when it has a pending
transaction and it releases control of the bus immediately following that transaction. Con-
flicts for access to the bus are resolved granting access to the bus in a first come, first
served manner. In the priority based scheme, the processors have priorities which are
assigned through software. Processors attempt to retain "control" of the external bus even
when a transaction is not in progress so that the processor holding the bus does not have to
wait to begin a subsequent bus cycle. Conflicts for access to the bus are resolved by com-
paring priority levels.
3.2.5 Processor Loading
In the benchmark architecture, the microcontroller is loaded to approximately 20 per-
cent of its maximum processing capability. The microcontroller goes into a "sleep" mode
to conserve power when it is not actively performing a task. It is anticipated that as new
features are added to the radio, more of this processing power will be utilized and the
microcontroller will have a higher processing load. A higher load could place greater
demands on the bandwidth requirements for the external memory bus, so it is of interest to
quantify the effects of increased microcontroller loading on the system performance.
The DSP is close to its maximum utilization in the benchmark architecture, and there-
for cannot afford to suffer a significant performance reduction. It is anticipated that the
processing requirements for the DSP will increase in the future. These requirements may
be satisfied by using a newer DSP with greater computation power in future versions of
the radio.
3.2.6 Message Passing
One final issue of interest is the use of the shared memory for message passing
between the DSP and the microcontroller. Currently the two processors communicate via a
host interface port, shown in Figure 1.1. It is more efficient for the processors to pass mes-
sages back and forth via the shared memory, or to communicate using some hybrid of the
current strategy and a scheme using the shared memory, as this cuts down on the processor
loading and external interrupts generated as a result of the message passing scheme in the
benchmark architecture. Modifying the inter-processor communication protocol reduces
the number of interrupts which are necessary for communication between the two proces-
sors (which currently takes at least one interrupt per byte transferred). This message pass-
ing scheme is easily implemented by partitioning some of the shared memory for use by
both processors.
In general, since it is not necessary for the DSP and the microcontroller to actually
share the same memory locations (with the exception of a small amount of memory used
for message passing as described above), the majority of the "shared" memory would be
partitioned into separate sections for the DSP and the microcontroller. Even with this par-
titioning, there is still the likelihood of a resource conflict when both processors try to
access the different sections of shared memory using the single external bus at the same
time.
3.3 Specifics of the Bus Arbiter
The bus arbiter in Figure 3.1 has a large impact in determining system performance. It
is clear that a shared bus system does not perform as well as a system where each proces-
sor has its own resources, since a shared bus system results in delays due to resource con-
tention. Through careful design of the bus arbiter, some of the performance lost due to
resource contention can be recovered.
A block diagram of the bus arbiter is shown in the shaded region in Figure 3.2. This
shaded region is a more detailed representation of the bus arbiter block in Figure 3.1. The
following sections discuss the design of each of the blocks in Figure 3.2.
3.3.1 The Driver Blocks
The driver blocks in the arbiter provide an interface between the processor cores and
the main part of the bus arbiter (the processor control blocks and the arbiter control block
in Figure 3.2). The driver blocks are designed with a specific processor core in mind (e.g
the DSP56166 or the MC68HC16). These blocks adapt the processor-specific bus signals
from the processor cores, and change these signals into a generic set of signals for the bus
arbiter. By using these driver blocks to interface the individual processors with the rest of
the arbiter, an "abstraction barrier" is created between the arbiter design and the processor
cores that interact with the arbiter, making it easy to adjust the arbiter design to fit differ-
ent processor cores. This makes the simulation framework easily adaptable to testing a
wide variety of processors in a shared bus configuration. To use the arbiter with a different
processor core only requires changing the design of the driver block associated with that
processor, instead of redesigning the entire arbiter.
The driver block takes as inputs from its associated processor core the lines associated
with the memory bus (e.g. a read/write line, a bus strobe line, chip select lines, and the
processor clock). The driver block maps these signals into a defined set of signals for a
processor control block. The driver block outputs an acknowledge signal back to the pro-
cessor so that the arbiter can stall a processor bus cycle for an indefinite amount of time.
Figure 3.2 Bus Arbiter Design
The driver block has a set of inputs and outputs connected with its associated proces-
sor control block. A "go" signal instructs the processor control block that the bus signals
are valid and that it should begin a bus cycle. A "keepbus" signal is used in the "priority
based" arbitration scheme to instruct the processor control block to hold the bus request
line asserted to the arbiter control block. The keepbus line is asserted by the driver block
at the start of a bus cycle to an address in the external memory space and it is held asserted
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until the driver block is sure the following processor cycle does not reference an address in
the external memory space. The processor control block holds the bus request line
asserted while the keepbus line is asserted from the driver block so that it can attempt to
keep control of the external memory bus in case the processor executes consecutive bus
cycles to external addresses.
The "valid" signal is used during write cycles. In the typical write cycle for most pro-
cessors, the address lines become valid before the data is valid. Ordinarily, a processor
would have to wait until the data was valid and then wait for the write time of the memory
to perform the write. The arbiter can use the time between when the address is valid and
the data is valid to check for the presence of that address in the cache, so it can get a a
"head start" on a bus cycle by having the driver block assert the "go" signal when the bus
cycle begins and the address is valid, and then asserting the "valid" signal when the data is
valid. If the arbiter has space in the cache for the write (meaning that not every location in
the each has data that does not already exist in external memory), then the write can be
acknowledged at the processor so the processor can continue without incurring any wait
states for the bus cycle.
3.3.2 The Processor Control Blocks
Inside the bus arbiter, there is a processor control block assigned to each processor as
shown in Figure 3.2. Figure 3.3 gives a more detailed view of the components inside a
processor control block. The processor control block presents a request for access to the
external bus to the arbiter control block when necessary. The arbiter control block is
responsible for granting access to the bus and enforcing the arbitration scheme. Control of
the external memory bus is negotiated between the processor control blocks and the arbi-
ter control block using the bus request lines, bus grant lines, and the bus busy line. When a
processor control block wishes to gain control of the bus, it asserts the bus request line.
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When the arbiter is ready to assign that processor the bus (based on the priority and time
expired outputs from the processor control blocks), it deasserts the grant line for the other
processor, and waits until the bus busy line is deasserted. When the bus busy line is deas-
serted, the arbiter control block asserts the grant line to the requesting processor and that
processor must assert the bus busy line before beginning a bus transaction.
The processor control block contains features to minimize the frequency with which
the processors must gain access to the external bus and to maximize the usable bandwidth
on the memory bus. The first of these is a small cache. Here, the cache is modeled to use a
least recently used replacement strategy, one word block size, and a write through policy.
By using a cache, nearly all processor write cycles to the external memory bus can pro-
ceed in zero wait states (except when all the data in the cache is waiting to be written back
to external memory), since the data can be written to the least recently used location in the
cache and then written back to external memory when neither processor is using the exter-
nal bus for a read. All reads to the external memory bus are copied into the least recently
used location in the cache, in attempt to take advantage of spatial locality exhibited by the
code.
The return data register is used for reads to the external memory bus to help maximize
the bandwidth of the memory bus when using the "friendly" arbitration scheme, where a
processor control block only makes a request for control of the external bus when neces-
sary and it surrenders control after each cycle. The processor control block is programmed
so that it knows the access time of the memory on the external bus. When a processor per-
forms a read from the external memory bus, the processor control block presents the valid
address to the memory and waits for the duration of the memory's access time. When this
time has passed, and the data is valid at the memory, the processor control block copies the
data into the return data register, and releases control of the bus for other transactions. The
data is then latched into the processor from this data register. This procedure is advanta-
geous because there is generally a period of time while the data is valid at the memory but
the processor must wait for the proper point in its bus cycle to latch the data in. By
"decoupling" the processor from the memory bus in this fashion, the time between when
the data is valid and the end of a processors bus cycle is eliminated and it is possible to get
maximum utilization, as defined by the access speed of the memory on the bus. This is
especially important for the slower microcontroller core accesses in the case when the
external memory is sufficiently fast to return data before the microcontroller completes a
zero-wait-state access cycle.
An arbiter configuration register is used so that the processor can configure the arbiter
by writing to memory mapped locations. This is useful for configuring parameters such as
priority (which can be dynamically configured by software), chip selects (to map different
address blocks to different physical memories -- i.e. FLASH or SRAM), arbitration mode
(friendly or priority based), and speed of external memory on the bus.
The maximum stall timer is another register which looks like a memory mapped loca-
tion to the processor. The value a processor writes to this register specifies how long (in
terms of processor clock cycles) a processor is allowed to stall waiting for access to the
external memory bus. When the processor control block detects that it is stalling waiting
for access to the external memory bus, it loads the maximum stall value into the stall
timer, and decrements the timer with every rising edge of the processor clock. If the timer
gets to zero, the processor control block asserts a time out signal to the arbiter control
block. When the arbiter control block sees the time-out line asserted, it must grant control
of the external bus to that processor. When that processor gets control of the bus, it must
clear its time out line.
3.3.3 The Arbiter Control Block
The arbiter control block is responsible for resolving conflicts for access to the exter-
nal bus. It enforces the algorithm described in section 3.4.2. It takes as inputs the request
lines from the two processor control blocks and the bus busy line. It also looks at the prior-
ity, time out, and read/ write lines from the two processor control blocks. This block out-
puts bus grant lines to the two processor control blocks, which enables them to take
control of the external memory bus.
3.4 Investigation Techniques
The investigation into the effects of a single-chip, shared memory bus architecture is
performed using a Hardware Description Language (HDL) simulation. Performing this
investigation using an HDL simulation has a number of attractive qualities. First, it pro-
vides a flexible framework to easily change a variety of design parameters for the system
and measure the effects of these changes. Second, it provides a means to have simulations
of the DSP, microcontroller, and memory model run concurrently and interact with each
other, which is not possible using existing high-level code-development simulators. Third,
it allows for the assessment of the viability of this architecture without actually designing
it in silicon. Finally, this model is modular so it is useful in simulating new DSP and
microcontroller cores for future revisions of the product.
The benchmark architecture on which this product is based is a TDMA (time-division
multiple access) system1 . In this particular system, channels (or portions of the frequency
spectrum) are shared by six users. Each channel is divided into 90 millisecond "frames,"
and each frame is then divided into 6 equal "slots." During a phone-interconnect call, each
user is allowed to use one slot on a channel during each frame. Based on this design, the
processing requirements for the product can be broken down into groups which repeat
every 90 milliseconds. In order to make a generalization about the performance of the new
architecture relative to the current design, the simulation of the new architecture runs for a
simulated 90 milliseconds of a phone-interconnect call. This time period encompasses
most processing tasks which occur during a normal phone call, and provides a relatively
steady-state situation in terms of processor loading from which conclusions can be drawn
about system performance. In order to apply this simulation framework to another set of
processors, it would be necessary to go through the same reasoning to find a fundamental
1. TDMA is a technique used in designing communication systems employed to improve utiliza-
tion of bandwidth available for the system. Channels (small divisions of the frequency spectrum)
are shared by multiple users. Each user is not allowed to continuously transmit on a channel; a user
may only transmit on a channel for a fraction of the time available.
period over which the software generally repeats its function. By allowing the software to
run through this period of repetition the simulation encompasses minimum and maximum
loading for both processors which is important to get an accurate picture of the perfor-
mance degradation suffered due to the shared bus.
3.4.1 The Microcontroller and DSP Models
A simulation to test the bus arbiter design was designed based on the block diagram in
Figure 3.1. An initial attempt was made to perform simulations using complete HDL mod-
els of the actual processors running the same code which runs in the actual radio, thus pro-
ducing a "virtual radio" running as a software simulation on a workstation. It was intended
that this "virtual radio" would be stimulated with input (i.e. demodulated RF samples and
voice samples) so that the code running on the simulation would behave in the same man-
ner as an actual radio. The performance of the software running on the "virtual radio" con-
figured in the shared-bus architecture could then be benchmarked against the performance
of the same software running on the current radio system. This method of simulation
proved extremely slow; simulating a few nanoseconds would take days.
A new approach was adopted to simplify the model and reduce simulation complexity.
Instead of using complete HDL models of the actual microcontroller and DSP in the radio,
a generic model of a processor was developed. This generic model takes as input a file
containing an address trace. The address trace is an ordered list of all addresses referenced
by a processor in its external memory space which contains the address referenced, the
type of transaction (read or write) and the number of clock cycles between subsequent bus
cycles. This trace is obtained from running the actual processor code on a dedicated simu-
lator for that processor and logging all memory accesses in a file. The address traces used
for this simulation contained 90 milliseconds worth of references taken from a period
where the processors were in a phone-interconnect call, as described above. Using the
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address trace as input, the generic processor model in the simulation produces bus cycles
in the same order and with the same timing that the physical processor would have pro-
duced. An input/ output diagram of one of these generic processor models is shown in Fig-
ure 3.4. Since this model only need produce bus cycles, it is not important to include the
rest of the input/output lines associated with that processor. The architecture simulation
contains one of these models for each of the DSP and microcontroller. Since the timing of
the bus cycles on the two processors is different, the two models are programmed so that
the timing of their "bus" lines model the specific processor that they are representing in
the simulation.
The disadvantage of using a model such as this is that some of the real time informa-
tion about the interaction between routines running on a particular processor, or the inter-
action between processors may be lost. Each processor generally knows what "time" it is,
relative to the 90 millisecond frame. Events happening at one point in a frame can possi-
bly cause a processor to take a different action then if they happened at a different point in
the frame. Since no actual processing occurs in the generic processor model, the nature of
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the model assumes that these interactions are negligible, in terms of computing an overall
performance measure of the system relative to the old architecture.
3.4.2 Arbiter Model and Arbitration Schemes
As shown in Figure 3.2, the arbiter control block takes in request lines from both pro-
cessor control blocks. When only one request line is asserted, the arbiter control block
asserts the grant line associated with the asserted request line. The arbiter control block
holds that grant line asserted until either the request line is de-asserted or the other proces-
sor makes a request. When two request lines are asserted at the same time, it enforces the
following rules:
1. If one processor is attempting to read from external memory and the other processor
is attempting to write to external memory, the reading processor gets priority. This rule is
enforced since an external memory read will always stall a processor while a write will
generally not stall a processor. Writes can be written to the processor's cache in the arbiter
and wait to be written back for a free slot on the external bus.
2. If one processor already had the bus granted and the other processor makes a
request for control of the external bus, the arbiter control block checks the priorities of the
two processors, taking into account the operation being performed (read or write). If the
processor with the higher priority is already using the bus, it is allowed to continue using
the bus until either its request line is deasserted or until the stalling processor asserts its
time-out signal. If the processor with the lower priority was using the bus when the pro-
cessor with the higher priority made a request, the lower priority processor is allowed to
complete its current transaction, and then the higher priority processor is granted control
of the bus. The higher priority processor retains control of the bus until either its request
line is deasserted or until the other processors time-out line is asserted.
3. If neither processor is using the bus, the arbiter control block checks the priorities of
the two processors making the requests. The processor with the highest priority (taking
read/write into account) is granted the bus until it's request line is de-asserted, or until the
time-expired line from the stalling processor is asserted.
4. If a processor waiting for control of the memory bus asserts its time-out line, the
processor using the bus is allowed to complete its pending transaction, and then the stall-
ing processor is granted control of the bus, which forces it to clear its time-out signal.
Thus, if the processor which was previously using the bus (which would have a higher pri-
ority than the processor which timed out) still has its request line asserted, the processor
which timed out will only get control of the bus for one cycle.
As described in section 3.2.4, there are two arbitration schemes which are tested in the
simulations here. The processor control blocks are responsible for following the rules of
either the friendly or priority based arbitration scheme. When using the friendly scheme, a
processor control block (shown in Figure 3.2) makes a request of the arbiter only when it
has a pending bus cycle from its associated processor. When the request is granted, the
processor control block takes control of the bus only long enough to satisfy the access
time for the memory it is using. The processor control block is "programmed" so it has
information about the access time of the memory on the bus. If the control block is per-
forming a read, it presents the address to the memory and waits for the preprogrammed
access time. When this time has passed and the data at the memory is valid, the processor
control block copies the data into the return data register, and releases control of the bus.
Using this arbitration scheme, a processor should not have to wait longer than the access
time of the slowest memory on the bus to gain control of the external bus.
When using the priority based arbitration scheme, the processor control block does not
release control of the bus after completing a bus cycle. The processor control block moni-
tors the keepbus input from its associated driver block. This input is asserted by the driver
block at the start of a bus cycle which references an address in the external address space.
The driver block holds this line asserted until it is sure that the next processor cycle does
not access an address in the external address space. This allows a processor with higher
priority to retain control of the bus between consecutive bus cycles so that the other, lower
priority processor can not "steal" control of the bus.
Through the simulation framework, it is possible to switch between these two arbitra-
tion schemes without making any changes to the arbiter model (i.e. both schemes use the
same arbitration rules listed above). The processor control blocks can be configured so
that they read (or ignore) the keepbus line to put the arbiter in the priority based mode (or
the friendly mode).
3.4.3 Caching Strategy
In all simulations, the caches use a Least Recently Used replacement strategy and have
a one word block size. The caches are fully associative, so that any word from external
memory can reside in any location in the cache. The following algorithm is used by the
caches. A lookup table is maintained to keep track of the least recently used location in the
cache. When the processor associated with a particular cache performs a read to an
address in the external memory space, the cache checks to determine if that address is cur-
rently contained in the cache. If it is, the look up table is updated to reflect that the cache
line containing the referenced address was the most recently used. If the referenced
address is not contained in the cache, the arbiter makes a request to use the external mem-
ory bus. When the request is granted and the data returned from the external memory, that
data is copied into the least recently used line of the cache and the look up table is updated
to reflect that the cache line which now contains the referenced address is the most
recently used. On a write to external memory, data is written to the least recently used
location of the cache. The bus transaction is acknowledged at the processor so that it can
complete the memory transaction in zero wait states (assuming that an unmodified copy of
the data in the least recently used cache line exists in memory). At its first opportunity, the
arbiter copies the data written by the processor from the cache back into the external mem-
ory so that the external memory has an up to date copy of the data.

Chapter 4
Results
4.1 Overview
This chapter covers the application of the simulation framework to the evaluation of
the shared bus architecture discussed in Chapter 3. Here, the framework is applied to the
benchmark architecture as described above, and design parameters are varied in attempt to
optimize performance of this system. As outlined in Section 3.4, the performance of this
new system architecture was measured using a Verilog simulation. The address traces
obtained from the benchmark architecture (which is used in a current radio subscriber unit,
as discussed in Section 1.2) were used to stimulate the simulation of the new design. In
this way, it is possible to compare the performance of the integrated architecture with the
performance of the benchmark architecture by measuring the time (in terms of processor
clock cycles) the simulation takes to complete. By relating this measure to the number of
clock cycles the trace took to complete on the benchmark hardware, it is possible to com-
pute a relative performance factor to compare the two architectures. In the results pre-
sented below, a score of 1.0 for the new architecture would indicate that it has identical
performance to the benchmark. A score greater than 1.0 indicates higher performance, and
lower than 1.0 indicates poorer performance than the benchmark architecture.
4.1.1 Experimental Parameters in Simulation
Table 4.1 summarizes the parameters which were varied in the simulation and the
ranges over which they were varied. The following sections discuss the effect individual
parameters in the simulation had on overall performance. These results are obtained by
fixing all experimental variables except the one in question. The simulation data was then
put together in a linear regression to develop a better measure of the interrelationships
between the different parameters. The results of the linear regression are presented in Sec-
tion 4.2. The results of this linear regression can be interpreted as the sensitivity of the per-
formance of the design to variations in the different parameters. These formulas can be
used to aid the design of any two processor system with this type of shared bus architec-
ture.
Simulation Parameter Range of Values
Cache Size 0-512 Words
Flash Memory Speed 35ns-1l0ns
SRAM Speed 35ns-65ns
Size of Internal gC Memory 0 or 3K Bytes
Arbitration Scheme "Friendly" or "Priority Based"
Loading of p.C = Benchmark or
= Benchmark x 150%
Table 4.1 Simulation Parameters
4.1.2 Effect of Different Arbitration Schemes
After performing a number of simulations, it was clear that the friendly arbitration
scheme was superior to the priority based arbitration scheme. In general, with all other
parameters held constant, the DSP would see only slight performance improvement using
the priority based arbitration scheme over the friendly scheme (on the order of 1-2%).
However, the microcontroller would suffer a performance drop of up to 70% when using
the priority based arbitration scheme. Recall that in the friendly arbitration scheme a pro-
cessor will only hold on to the bus long enough to complete a single bus cycle, giving up
control of the bus after every bus cycle. In the priority based scheme, the processor with
the higher priority (the DSP was given higher priority in these simulations since it had a
higher load factor and more time critical code) will keep control of the bus following a
cycle until it can be certain that the subsequent processor cycle does not require the exter-
nal bus. This scheme excels when a processor executes a number of consecutive bus
cycles that require access to the external bus.
The performance differences can be explained based on the fact that all DSP program
memory was assumed to be on chip. Only rarely would the DSP execute consecutive
cycles to the external bus. When the DSP did execute consecutive bus cycles requiring the
external bus, it saw some marginal benefit since the microcontroller was locked out from
sneaking in between bus cycles and stealing the bus. However, under the priority based
scheme, the DSP was holding on to the bus for a longer period of time with each bus cycle
(because it was necessary to wait until the beginning of the following processor cycle to
determine if it was a cycle which would require the external bus) than it was under the
friendly scheme. This caused the microcontroller to wait long enough so as to cross the
threshold from a one wait state memory to a two wait state memory, which explains the
drastic performance loss seen by the microcontroller.
This is not to say that the priority based scheme is not useful. The DSP would have
seen greater benefit from the priority based scheme if all of it's software was not resident
on chip, which is a distinct possibility for different applications or future generations of
the benchmark architecture that might have too much software to fit on a small on-chip
ROM. Also, if the partitioning of tasks changes such that some time critical code is run-
ning on the microcontroller, it may be desirable for the microcontroller to be able to assert
priority on the bus. In any case, given the design of the model, it would be possible for the
processors to reconfigure their priorities during run time so that they could actually run for
part of the time in friendly mode and part of the time in priority based mode, depending on
the routine being run at the time.
4.1.3 Effect of SRAM and FLASH Memory Speeds on System Performance
The speed of the external SRAM was a crucial factor in determining the performance
of the DSP in the new architecture. In the benchmark architecture, the DSP can access all
external memory in one wait state (20ns SRAM) for a total of three clock cycles per exter-
nal access. All memory internal to the chip is accessed in zero wait states. Table 1.1 sum-
marizes the DSP memory resources for the benchmark architecture.
Figure 4.1 shows the results of simulations where the SRAM and FLASH memories
are modeled to have the same access speed. In the simulations for this graph, memory
speed and cache size are varied, with all other simulation variables held constant. In all of
the simulations used to produce this graph, the microcontroller has 3K bytes of on-chip,
zero-wait state memory, and the "friendly" arbitration scheme is used. For the DSP, all of
the program code is contained in a zero wait-state masked ROM on the chip, which by
itself would significantly improve performance over then benchmark architecture where
the majority of program code is contained in an external, one wait-state memory. A 35ns
SRAM is a 2 wait-state memory for the DSP and a zero wait-state memory for the micro-
controller. The solid black lines in Figure 4.1 represent the performance of the DSP rela-
tive to the benchmark architecture, which shows that for a 2 wait-state memory with no
cache, the DSP performs 5% better than the benchmark architecture. This improvement
reflects the fact that the effect of having all of the program memory accessible in zero
wait-states slightly outweighs the negative effect of bus contention. It is clear that as the
size of the cache is increased, the performance of the system improves, and as the memory
gets slower, the performance of the system deteriorates.
The microcontroller performs significantly better than the benchmark architecture.
This is to be expected since the speed of the FLASH modeled by these simulations is
faster than the benchmark, so that the microcontroller can access the FLASH memory in
zero wait-states. In addition, the microcontroller has 3K bytes of
present in the benchmark architecture which is also zero wait-state.
internal memory not
TMem=35ns
TMem=45ns
--- B - - - - - 0
Z.0U5
1.85-
1.65-
5
1.45-
-
c1.25-
1.05-
0.85-
0.65
0 *DSP
Performance
Tmem=65ns
64 128 256 512 64 128 256 512 0 64 128 256 512
Cache Size (in words)
TMem=55ns
I I I I I
64 128 256 512
Figure 4.1 Effect of Memory Speed on System Performance for TSRAM=TFLASH
Figure 4.2 shows the result when the system is modeled more accurately to assume
more realistic, slower speeds for the FLASH memory. (The FLASH memory speed is
modeled as being different from the speed of the SRAM). Comparing the first group of
simultaneous in Figure 4.1 with the first group in Figure 4.2, some of the effects of bus
contention become evident. The DSP never accesses the FLASH memory in these simula-
tions, so that between the first group of experiments in Figure 4.1 and the first group in
Figure 4.2 the speed of any of the memories which the DSP must access has not been
changed. However when the simulation models a slow FLASH memory, the microcon-
troller must retain control of the bus for longer periods of time which causes the DSP to
stall for longer periods of time when there is bus contention, resulting in performance that
is slightly worse than the performance in Figure 4.1 where the speeds of both memories
were modeled to be the same. Here, the performance of the microcontroller is worse than
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the benchmark because the FLASH is now modeled as being one wait-state instead of zero
wait-states as in the simulations in Figure 4.1. The effects of bus contention cause the
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Figure 4.2 Effect of Memory Speed on System Performance for Varied Speeds of
SRAM and FLASH
microcontroller to perform worse than the benchmark.
4.1.4 Effect of Cache Size on System Performance
All of the graphs in this section are partitioned by different cache sizes. These gener-
ally show that some improvement in performance can be gained by using a cache. Increas-
ing the cache size beyond 512 words does not seem to result in a significant improvement
in system performance. Since there was no cache in the benchmark architecture and since
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the code traces used to stimulate the simulation were taken from that architecture, it is
likely that the improvement seen by using a cache could be made more dramatic if the
code were rewritten to make better use of the cache. The nature of the simulation model
used to obtain these results does not facilitate modeling the results of changing the code to
take advantage of a cache, but it is obvious that even without alterations to the code, a
cache provides a performance benefit.
4.1.5 Effect of Changing Microcontroller Memory Mappings
Figure 4.3 shows the effects on the DSP of changing the memory mappings for the
microcontroller, so that 3K bytes of the microcontroller memory are modeled to be inter-
nal to the chip. This change clearly has an effect on the microcontroller performance, and
that effect is shown in Figure 4.4. Three K bytes was chosen as the boundary by looking at
a trace of the code running on the benchmark and realizing that a majority of the accesses
to memory occur within a 3K byte boundary. An address trace for the microcontroller can
be seen in Figure 4.5. Note that a large percentage of the address references are concen-
trated at the bottom of the graph. By programming the chip selects in the model, these
addresses were modeled to be internal to the dual-processor chip and accessible in one
wait state.
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4.1.6 Effect of Microcontroller Processor Loading on DSP Performance
A higher microcontroller load was modeled by removing portions of the address trace
corresponding to when the microcontroller was in "sleep" mode, and replacing them with
other microcontroller routines where actual computation and bus cycles were taking place.
Figure 4.7 shows that increasing the processing load of the microcontroller had little effect
on the performance of the DSP. This degradation of DSP performance did tend to increase
as the memory speed got slower, indicating the negative effect of more accesses to the
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Figure 4.6 DSP External Data and Program Access Versus Time
shared bus by the microcontroller compounded with the fact that each access took longer
which tied up the bus for a greater interval.
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4.2 Linear Regression Results
A linear least squares regression of the simulation data was performed to determine
the relative importance of the simulation variables in determining overall system perfor-
mance. The result of the regression is an equation of the form:
Performance = (q x)j ) + (C2 xX ) + (q x)) +...
where Performance is the system performance relative to the benchmark architecture
(where a performance of 1.0 indentical performance between the two architecture, as
explained in section 4.1), Xn is an experimental variable (e.g. size of cache or speed of
SRAM), and Cn is the coefficient associated with that variable, determined by the linear
regression. Using the above formula and the coefficients determined by the regression, it
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is possible to predict the performance of the system for a give set of parameters. Table 4.2
summarizes the results of a regression of the DSP performance against the variables listed
in the table. The first column in the table lists the simulation variable and the second col-
umn gives its associated coefficient. The P-Value and the upper and lower 95-percent
bounds give a measure of the certainty that the coefficient is not zero (i.e. its associated
variable is relevant to the regression). A smaller P-Value indicates more certainty that the
estimated coefficient falls within the upper and lower 95-percent bounds listed in the last
two columns of the table. When zero is between the upper and lower 95-percent bounds,
there is little confidence that the coefficient is not zero.
In performing the regression, a better curve fit was obtained by using the arctangent of
the size of the cache instead of the cache size itself. This is due to the fact that the incre-
mental benefit of increasing the cache size decreased as the cache size was increased, so
that the shape of a graph of performance versus cache size somewhat resembles the shape
of a graph of the arctangent function. Similarly, the square of the SRAM speed was used
as an input to the regression to improve the curve fit.
For the microcontroller Internal Memory and microcontroller Increased Load catego-
ries, a dummy variable was used. In the case of Internal Memory, the variable was set to 1
if the simulation modeled the microcontroller as having 3K bytes of memory internal to
the single-chip ASIC. If the simulation did not model this memory, the variable in the
regression was set to 0. Similarly for the Increased Load category, if the simulation mod-
eled the microcontroller processing load to be 1.5 times the load of the benchmark archi-
tecture, the variable in the regression was set to 1. Otherwise, if the microcontroller
processing load was the same as that of the microcontroller in the benchmark architecture,
the variable was set to zero.
Considering that the magnitude of the performance is generally around 1, it is clear
that the most important factors in determining system performance are the speed of the
external SRAM, and the size of the cache. As expected, slowing the SRAM speed has a
negative effect on the performance of the system. The cache has a positive effect on sys-
tem performance, but this positive effect is not linear with cache size; it diminishes as
cache size increases.
Table 4.2 shows that the varying the speed of the FLASH memory and the loading of
the microcontroller has negligible effect on the performance of the system. These results
give some indication that the DSP performance is relatively unaffected by what the micro-
controller is doing. The coefficients indicate that the DSP realizes some marginal benefit
from having some of the microcontroller program reside on-chip, which makes sense
because it dramatically reduces the frequency with which the microcontroller must access
the external memory bus.
Coefficient P-Value Lower 95% Upper 95%
Intercept 2.5283 1.461 x 10-91 2.469 2.587
atan(size cache) 0.0878 1.495 x 10-58 0.0831 0.0925
Speed Flash -9.23 x 10-5  5.887 x 10-2 -1.88 x 10-4  3.61 x 10-6
Speed SRAM -0.0891 2.630 x 10-67 -0.0616 -0.0566
(Speed SRAM)2  4.69 x 10-4  8.077 x 10-5 7  4.43 x 10-4  x.95 x 104
pC Internal Memory 0.0132 2.233 x 10-4  0.0064 0.0200
gC Increased Load -7.66 x 10-4  7.820 x 10-1 -0.0063 0.0047
Table 4.2 Results of Linear Regression of DSP Performance Versus Experimental
Variables
Figure 4.8 plots the actual simulation results along with the results predicted by the
linear regression model for the given experimental parameters. The x-axis in Figure 4.8 is
the observation number, which simply corresponds to a set of inputs used in a simulation.
The plot shows that the linear regression does a reasonably good job of predicting the sys-
tem performance.
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Figure 4.8 Linear Regression for DSP Performance
The same type of regression analysis was performed for the microcontroller. It was
more difficult to come up with as good a curve fit for the microcontroller due to the speeds
of FLASH memory used in the simulation. Based on the speeds of memory available, and
upon the results a slow FLASH would have on the DSP, it only made sense to perform
simulations using FLASH memory speeds which incurred zero or one wait state for the
microcontroller. This produced a large non-linearity in the curve of FLASH memory
speed versus microcontroller performance (where the microcontroller crossed the thresh-
3o1
sel
C-
old from a one wait state memory to a two wait state memory), making it difficult to pro-
duce a good linear least squares fit. In this case, it was not as crucial to come up with a
very close fit for the microcontroller, however. Since the microcontroller is only 20 per-
cent loaded in the benchmark architecture, slight variations between predicted perfor-
mance and actual performance as not as important as they are with the DSP. For the one
wait-state speeds of FLASH memory used, the microcontroller was much less sensitive to
changes in the speed (i.e. substituting a 110ns FLASH memory for a lOOns FLASH mem-
ory). The effects produced by changing the speed of the FLASH memory were due to bus
contention caused by a longer access time, not additional wait-states.
Table 4.2 shows the results of the linear regression for the microcontroller, analogous
to Table 4.2 for the DSP. Figure 4.9 shows how closely the model predicts the actual
microcontroller performance given a certain set of parameters, and as with the DSP, the x-
axis of this graph represents a simulation number with a particular set of simulation
parameters. Given the conditions in the simulations, the most significant effects on the
microcontroller's performance were caused by variations in FLASH speed, SRAM speed,
and whether or not the microcontroller was modeled to have on-chip, zero wait-state
RAM. The cache did not seem to have a largely significant effect on the microcontroller
performance, which is probably due in large part to the code not being written to exploit a
cache and to the fact that the microcontroller is only 20 percent loaded in the benchmark
architecture.
Coefficient P-Value Lower 95% Upper 95%
Intercept -0.354 0.038 -0.689 -0.019
atan(size cache) 0.014 0.097 -2.68 x 10-3  0.031
Speed Flash -6.91 x 10-4  0.411 -2.35 x 10-3  9.7 x 10-4
1/(Speed Flash) 15.001 5.24 x 10-5  7.97 22.04
Speed SRAM 8.85 x 10-3  0.056 -2.57 x 10-4  0.017
(Speed SRAM)2  -1.32 x 104 6.83 x 10-3  -2.27 x 10-4  -3.72 x 10-5
gC Internal Memory 0.8022 4.22 x 10-80 0.777 0.827
gC Increased Load -0.521 1.10 x 10-6 -0.072 -0.032
Table 4.3 Results of Linear Regression of Microcontroller Performance Versus
Experimental Variables
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Chapter 5
Conclusions
5.1 Summary of findings
The question posed in this thesis was whether the proposed architecture for a portable
wireless communication device made sense, in light of the goals of cost, size and power
reduction. Clearly the proposed architecture would accomplish the goal of size reduction
simply by virtue of the fact that the number of chips in the digital architecture has been
reduced. A definitive answer to the question of whether the architecture would provide a
significant reduction in power consumption must be left until the chip has been designed
at a lower level where the actual transistor architecture and layout is known, as opposed to
the high level description discussed here. However, it is likely that this integrated architec-
ture would provide substantial current savings by virtue of the fact that there are fewer pin
drivers and signals driven internal to a chip require less current and power than those
driven external to a chip.
This investigation concentrated on whether the architecture would be able to meet the
real-time constraints imposed by the nature of the wireless applications. The simulations
have shown that the most important factor in determining the real-time performance of
this single-chip, dual-processor shared-bus system is the speed of the external SRAM. The
simulations showed that using a small amount of on-chip cache and providing on-chip,
zero-wait state memory can buy back some of the performance lost due to bus contention
by reducing the frequency at which processors must access the external bus. Based on the
data obtained in the simulations, it appears possible that given a fast enough external
SRAM, it is possible to build a dual-processor, single-chip, shared memory bus system
which performs as well or better than a system using the same processor cores on separate
chips would be feasible. However, the system designer must consider cost in determining
whether to build the system. It is likely that there will be a cost savings in consolidating
the two processor chips into one, however faster SRAMS tend to be more expensive, and
so it is possible that the reduction in cost due to combining the processors could be offset
by an increase in the cost of the SRAM. This would make the architecture undesirable
from a competitive standpoint.
5.2 For Future Investigation
The model devised here is capable of modeling more the complex interactions which
take place between the two processors. By dividing the overall address trace into subtraces
which represent discrete tasks, given information about which events cause which tasks to
be enabled in the real system, the blackbox processor models can "send messages" to each
other to call specific subtraces in response to specific events, instead of running through an
entire trace sequentially. The difficulty with this approach is dividing the trace up into dis-
crete subtraces and associating events with these subtraces. Given the tools available, this
task proved difficult and time consuming, and did not produce any usable results. The sim-
ulations run here assumed that these interprocessor interactions were negligible and ran
through the traces sequentially. In reality, these interactions are likely not negligible, as
they can change the order of execution of software. Designing a method to divide the code
into subtraces and associating those subtraces with specific events would be a useful
endeavor.
There are other modifications to this architecture which may make sense from a per-
formance standpoint. These might include making the internal (or external) memory dual-
ported, or making it possible to access external memory in a "burst" mode, enabling the
fetching of a number of bytes of data quickly. These types of features may elevate the per-
formance of the system, but they are also expensive and more complicated that the archi-
tecture investigated here, and will likely add to the cost of the system. The cost and
performance trade-offs for these features must be evaluated.
Some of the drawbacks to this simulation framework should be investigated. The sim-
ulation framework presented here assumes that variations in the relative timing of events
can be ignored (i.e. the timing of events relative to the 90 millisecond frame). It is possible
that these variations can significantly effect performance. This model does not take into
account the benefits which might be realized by rewriting the code to take advantage of
the new message passing capabilities and the on-chip cache. In that sense, the simulation
results presented here provide a worst-case scenario. It would be useful to apply this
framework to a different benchmark architecture to get a better feel for which effects are
caused by different software structures and which effects are more inherent to the hard-
ware architecture itself.
The problem of not having code which takes advantage of a particular hardware
speaks to the general problem of porting code to evaluate a new system architecture. This
investigation attempted to avoid porting code at the expense of assumptions about the sep-
arability of routines running on the different processors. It would be desirable to have a
model whereby a user could describe the computations involved in a given processor rou-
tine, and the model would make estimates of the number of MIPS and other requirements
for that routine.
The investigation presented here focused on investigating the feasibility of taking an
existing radio and combining its two processors onto one chip. In reality, if the effort were
to be made to design such a "single-chip" device to be used in an advanced digital radio,
more advanced processors would be designed into the system then those in the benchmark
architecture. The techniques shown here provide a framework for comparing the two
architectures. Given the existence of models for the two more advanced processors, it
would be possible to port a rudimentary set of routines to these new processors, generate a
code trace for an architecture where the processors have independent busses, and then use
that trace to stimulate the framework designed here in order to draw conclusions as to the
viability of the architecture.
Appendix A Residual Errors for Linear Regression on
DSP Performance
The following graphs come from the linear least-squares regression analysis applied to
the results of the simulations of DSP performance. These show how well the performance
predicted by the model conforms to the actual performance measured by the simulation.
Figure 1.1 Plot of Residual Errors for SRAM Speed in Linear Regression for DSP
Performance
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Figure 1.2 Plot of Residual Errors for FLASH Speed in Linear Regression for DSP
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